

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
31 July 2003 (31.07.2003)

PCT

(10) International Publication Number
WO 03/063356 A1

(51) International Patent Classification⁷: **H03K 19/00**

(21) International Application Number: **PCT/IB02/05602**

(22) International Filing Date:
18 December 2002 (18.12.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data: *23 July 02*
02075274.7 23 January 2002 (23.01.2002) EP

(71) Applicant (for all designated States except US): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL];
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **VEENDRICK,**


Hendricus, J., M. [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). **MEIJER, Rinze, I., M., P.** [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). **RAO, Kiran, B., R.** [IN/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(74) Agent: **DUIJVESTIJN, Adrianus, J.**; Internationaal Octrooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

[Continued on next page]

(54) Title: **INTERGRATED CIRCUIT AND BATTERY POWERED ELECTRONIC DEVICE**



(57) Abstract: An integrated circuit (100) has a circuit portion (102) that can be switched to a standby mode through an enable transistor (104), which is coupled between an internal power supply line (120) and an external power supply line (130). The enable transistor (104) is controlled by control circuitry via a control line (160). The control line (160) is coupled to the gates of a first transistor (152) and a further transistor (154) of a logic gate (150). The substrate of the further transistor (154) is coupled to a backbias generator (170). Consequently, when the enable transistor (104) is switched off, the further transistor (154) is enabled and applies a substantial backbias to the gate of the enable transistor (104), thus dramatically reducing the leakage current from the circuit portion (102) through the enable transistor (104).

WO 03/063356 A1